A1: rng (Load i) = {i} by AFINSQ_1:33;
now :: thesis: not halt S in rng (Load i)end;
hence Load i is halt-free ; :: thesis: verum