[Date Prev][Date Next] [Chronological] [Thread] [Top]

FORTE/PSTV 2000 - Call for Participants




---------- Forwarded message ----------
From: Tommaso Bolognesi <t.bolognesi@iei.pi.cnr.it>
Subject: FORTE/PSTV 2000 - Call for Participation & Poster Contribution

[[[ Apologies for multiple copies ]]]

------------------- CALL FOR PARTICIPATION ------------------------

------------------- CALL FOR POSTER CONTRIBUTION -----------


                  ********
                ********
          **************
         **************
        **************
       **************           F O R T E  /  P S T V   2 0 0 0
      **************     ***
     **************    *****
    **************    *****
   **************    *****
  **************    *****
 **************    *****

-----------------------  Pisa, October 10-13, 2000  ---------------

                                http://forte-pstv-2000.cpr.it

                  IFIP TC6/WG6.1 Joint International Conference

                  FORMAL DESCRIPTION TECHNIQUES
                  for Distributed Systems and Communication Protocols
                  (FORTE XIII)

                  PROTOCOL SPECIFICATION, TESTING, AND VERIFICATION
                  (PSTV XX)

                  Satellite Workshop: FORMAL METHODS *ELSEwHERE*

                  INVITED SPEAKERS
                          Rocco De Nicola
                          Fausto Giunchiglia
                          John Rushby

                   TUTORIALS on Model Checking, Testing, and more.


IFIP TRAVEL GRANTS available for students.
EC GRANTS available for young researchers.

POSTERS
--------------
This year, FORTE/PSTV will offer a Poster Space aimed at giving
young researchers attending the conference an opportunity  to show
their "work-in-progess" and to interact effectively with senior researchers.
Since EC Grants are precisely meant to to promote *active* participation
of young researchers and their interaction with leading scientists,
applications for obtaining these Grants are seen more favourably if
associated with a poster submission (which, however, is not mandatory).

Poster authors should send a 500 word text file describing the contents of
their poster to: forte-pstv-2000@cpr.it.

                   Application:  before August 20, 2000
                   Notification:  before August 30, 2000.


EARLY REGISTRATION DEADLINE:  August 31
--------------------------------------------------------------------

HOTEL ACCOMODATION and CONFERENCE REGISTRATION forms:

                   ===>   http://forte-pstv-2000.cpr.it   <===

For further information: forte-pstv-2000@cpr.it



===============================================
************************************************************


                    FORTE/PSTV 2000 PROGRAMME

                          *** Twentieth Anniversary ***

         *** Formal Methods: Implementation Under Test ***



===============================================
TUESDAY, OCT. 10 - TUTORIALS DAY
===============================================

8:00   Registration

9:00-19:30   TUTORIAL TRACK A
9:00-19:30   TUTORIAL TRACK B

TUTORIAL TRACK A
--------------------------------

A1 - E. Allen Emerson
Model Checking
9:00-10:30    Part I
11:00-12:30  Part II

A2 - Jan Tretmans
Specification based testing with formal methods: from theory via tools to
applications
14:00-15:30   Part I
16:00-17:30   Part II

A3 - Marta Kwiatkowska
Modelling and verification of probabilistic real-time systems using
probabilistic timed automata
18:00-19:30

TUTORIAL TRACK B
-------------------------------

B1 - Hartmut Koenig,  Peter Langendoerfer
Automated Derivation of Efficient Implementations from Formal Protocol
Specifications
9:00-10:30    Part I
11:00-12:30  Part II

B2 - R. Gotzhein,  E. Börger, A. Prinz
Abstract State Machines and their Applications
14:00-15:30   Part I
16:00-17:30   Part II

B3 - C. Petitpierre
Bridging the Gap Between Formal Methods and the Implementation Process
18:00-19:30





===============================================
WEDNESDAY, OCT. 11
===============================================

8:00   REGISTRATION

8:45   OPENING

INVITED TALK I
------------------------------------
9:00-10:30    From Refutation to Verification
                             John Rushby - SRI International

SESSION 1 - VERIFICATION AND THEOREM PROVING
------------------------------------
11:00-11:30   Formal Verification of the TTP Group Membership Algorithm
                                H. Pfeifer (Ulm Univ.)
11:30-12:00   Verification of a Sliding Window Protocol Using IOA and MONA
                                M. A. Smith (IRISA), N. Klarlund (AT&T Labs
Research)
12:00-12:30   A Priori Verification of Reactive Systems
                                M. Majster-Cederbaum, F. Salger, M. Sorea
(Mannheim Univ.)

SESSION 2 - TEST GENERATION
------------------------------------
14:00 - 14:30   From Rule-based to Automata-based Testing
                                  K. Etessami, M. Yannakakis (Bell Labs)
14:30 - 15:00   Integrated System Interoperability Testing with
Applications to VOIP
                                  N. Griffeth, R. Hao, D. Lee, R. K. Sinha
(Bell Labs)
15:00 - 15:30   On Test Derivation from Partial Specifications
                                  A. Petrenko (CRIM), N. Yevtushenko (Tomsk
State Univ.)

SESSION 3 - MODEL CHECKING - THEORY
------------------------------------
16:00-16:30   Compositional Model Checking
                                A. Santone (Pisa Univ.)
16:30-17:00   A Model Checking Method for Partially Symmetric Systems
                                S. Haddad (Paris Dauphine Univ.),
                                J.-M. Ilié, K. Ajami (Paris VI Univ.)

INDUSTRIAL PRESENTATION
------------------------------------
17:00-18:00   TEsTing RAdio Protocols.How to obtain benefits by the
application of
                      Formal Description Techniques to the Software
Development Process.
                                 Vincenzo Cipolla - Marconi Communications





===============================================
THURSDAY, OCT. 12
===============================================

8:30   Registration

INVITED TALK II
------------------------------------
9:00-10:30   Process Algebraic Analysis of Cryptographic Protocols
                              Rocco de Nicola - Florence Univ.

SESSION 4 - MODEL CHECKING - APPLICATIONS
------------------------------------
11:00-11:30   Specification and Verification of Message Sequence Charts
                                D. Peled (Bell Labs)
11:30-12:00   A State-Exploration Technique for Spi-Calculus Testing
Equivalence Verification
                                L. Durante, R. Sisto (Politecnico Torino),
A. Valenzano (CNR-IRITI)
12:00-12:30   Verification of Consistency Protocols via Infinite-State
Symbolic Model Checking
                                G. Delzanno (Genova Univ.)

SESSION 5 - MULTICAST PROTOCOL ANALYSIS AND SIMULATION
------------------------------------
14:00 - 14:30   Systematic Performance Evaluation of Multipoint Protocols
                                  A. Helmy, S. Gupta, D. Estrin, A. Cerpa,
Y. Yu (Univ. Southern California)
14:30-15:00   Simulating Multicast Transport Protocols in Estelle
                                J. Templemore-Finlayson (INT Evry), E.
Borcoci (Univ. Politec. Bucharest)
15:00-15:30   Generation of Realistic Signalling Traffic in an ISDN Load
Test System
                          using SDL User Models
                                T. Steinert (Univ. Stuttgart), G. Roessler
(Tenovis)

SESSION 6 - EXHAUSTIVE AND PROBABILISTIC TESTING
------------------------------------
16:00-16:30   Satisfaction up to Liveness
                                U. Ultes-Nitsche (Univ. of Southampton)
16:30-17:00   Testing IP Routing Protocols - From Probabilistic Algorithms
                       to a Software Tool
                                R. Hao, D. Lee, R. K. Sinha, D. Vlah (Bell
Labs)





===============================================
FRIDAY, OCT. 13
===============================================

INVITED TALK III
------------------------------------
9:00-10:30   A Logic of Belief and a Model Checking Algorithm for Security
Protocols
         		  Fausto Giunchiglia - IRST and Trento Univ.

SESSION 7 - HARDWARE SPECIFICATION, IMPLEMENTATION AND TESTING
------------------------------------
11:00-11:30   Verifying and Testing Asynchronous Circuits using LOTOS
                                J. He, K. Turner (Univ. of Stirling)
11:30-12:00   Hardware implementation of Concurrent Periodic EFSM
                                H. Katagiri, M. Kirimura (Osaka Univ.), K.
Yasumoto (Shiga Univ.),
                                T. Higashino, K. Taniguchi (Osaka Univ.)
12:00-12:30   Modelling Distributed Embedded Systems in Multiclock ESTEREL
                                B. Rayan, R. K. Shyamasundar (Tata Institute)

SESSION 8 - FORMAL SEMANTICS
------------------------------------
14:00 -14:30   Compact Net Semantics for Process Algebras
                                 M. Bernardo, M. Ribaudo (Univ. Torino), N.
Busi (Univ. Bologna)
14:30-15:00   A Concise Compositional Statecharts Semantics Definition
                                 M. von der Beeck (Munich Univ. of Technology)
15:00-15:30   Implementing CCS in Maude
                                A. Verdejo, N. Martí-Oliet (Univ.
Complutense Madrid)

15:30-15:45   CLOSING

=================================================================